RISC-V ISA: Understanding Limitations and Methods to Improve Code Density & Performance
summary
Examines RISC-V’s instruction set limitations that affect code density and performance, and presents practical methods to mitigate them. Covers concrete techniques and trade-offs for improving generated code size and speed on RISC-V implementations, with examples and proposals from Western Digital engineers.
AI-written summary · about
chapters (6)
- 0:00Start
- 4:06The problem...
- 5:05Compressed Instruction distribution comparison.
- 7:20Instruction under study
- 7:46ISA & Compiler Recommendations
- 12:44Inference
related talks
01h 01mThe Genius of the RISC-V Microprocessor
01h 10mWhy RISC-V Through ISA Customization Demonstration
21mA Comparative Analysis of RISC-V Architecture Based on the RISC-V SoC DV Experience
01h 01mThe Genius of RISC-V Microprocessors
13mDemo: RISC-V as an Enabler of Heterogeneous Compute
19mRISC V ISA & Foundation Overview
11mGetting Started with RISC-V Custom Instructions
22mOptimize Your Industrial IoT Application in Every Dimension