Going Beyond the RISC-V General Purpose Solutions
summary
Explores extending RISC-V beyond general-purpose cores by describing specialized solutions from InCore Semiconductors. Covers specific RISC-V-based technologies and design approaches for domain-specific or application-specific implementations rather than generic CPU use.
AI-written summary · about
chapters (17)
- 0:00Intro
- 0:21Genesis of InCore Semiconductors
- 2:41The Relevance of AI/ML
- 3:10Security is now center stage
- 3:38The Reliability Challenge
- 4:04Rethinking Processor Design
- 5:09The InCore Strategy
- 5:43Foundation Core 2: C-Class
- 7:42Sparsity Aware Extensions
- 11:31Light-Weight Systolic Arrays
- 12:45Hard Real-Time Guarantees
- 14:00Side-Channel Mitigation (Power)
- 14:21Standard Secure Design Techniques
- 16:06Tagged Architectures
- 16:42Lightweight Tag Micro-Arch
- 17:46Reliability Enabled Cores
- 18:54Contact Info
related talks
01h 01mThe Genius of RISC-V Microprocessors
02mRISC-V Welcome
11mDriving SoC Innovation with Synopsys RISC-V Solutions
13mKeynote: Accelerating Innovation with RISC-V: Past, Present and Future
15mRISC-V processor IP product line
13mDemo: RISC-V as an Enabler of Heterogeneous Compute
01h 01mThe Genius of the RISC-V Microprocessor
14mExtending RISC-V with SCAIE-V