RiTA: RISC-V Trace Analyzer
summary
RiTA is a tool for analyzing RISC-V instruction traces; presenters Anmol Sahoo and Neel Gala demonstrate how RiTA processes and visualizes trace data to help with debugging and performance analysis of RISC-V cores. The talk covers the tool’s features and usage examples, and points attendees to the session slides for more detail.
AI-written summary · about
chapters (9)
- 0:00Intro
- 0:16Outline
- 1:52Need for a trace analyzer
- 2:34Design of RITA
- 4:25Features of RiTA
- 5:32Instruction Histogram
- 5:44Register Access Statistics
- 5:56Program Counter Histogram
- 6:22Getting Started
related talks
12mDemo: RISC-V 64 Bit Debug and Trace
14mRISC-V Debugging: Custom ISA Extensions, Multicore, DTM Variants
36mRISC V Tracing What is Different
09mDemo: Accelerate RISC-V Development with Tessent UltraSight-V
11mDemo: Ashling’s Vitra-XS Debug & Trace Probe for Embedded Development with Support for RISC-V Target Architectures
11mHeterogeneous Multicore Debugging of RISC-V Cores in Complex Chips
02h 00mAdvanced Debug and Trace Tools for RISC-V Architectures
21mVisualizing and Recording the true Runtime Behavior of a RISC V based App
