Verification of the PULPino SoC Platform Using UVM

on YouTube ↗13m

" summary

Verification of the PULPino open-source SoC platform using the Universal Verification Methodology (UVM). The presenters describe applying UVM-based verification techniques and infrastructure to validate PULPino’s components and system-level behavior.

AI-written summary · about

" chapters (4)

1. 0:00Start
2. 3:12Testbench Architecture
3. 5:04Test Flow
4. 7:56Interrupt test methodology

" related talks

• 17mHow PULP-based Platforms are Helping Security ResearchFrank K. Gürkaynak · 8th RISC-V Workshop Barcelona 2018
• 25mWhat has PULP team been working on latelyFrank K. Gürkaynak · ORConf 2019
• 22mOpen source design testing and verification with UVM and VerilatorKrzysztof Bieganski · ORConf 2023
• 19mThe role of software in validating silicon IPJeremy Bennett · Week of Open Source Hardware 2019
• 23mUnlocking Open Source RISC-V SoC VerificationMichael Gielda · Spring 2022 RISC-V Week — RISC-V International Day
• 20mUltraSoC PresentationRupert Baines · Embedded World 2019
• 16mIntroduction to RISC-V Processor VerificationLarry Lapides · embedded world 2023
• 21mCombined Dynamic and Formal Verification Approach to Processor VerificationAimee Sutton, Xiaolin Chen · RISC-V Summit North America 2024