What has PULP team been working on lately

on YouTube ↗25m

" summary

PULP reports 36 ASICs taped out since 2013 (~6/year) and publishes proven RTL and software on GitHub under the Solderpad license; some analog IP and foundry-specific transceivers remain closed. Recent results include a self‑navigating nano drone running at 64 mW, a 22 nm prototype with an embedded QuickLogic eFPGA (Arnold) taped out from first contact to silicon in one year, and multiple RISC‑V based chips (32/64‑bit cores, Ariane 64‑bit host, cluster accelerators); several parts are working, others still need verification.

AI-written summary · about

" chapters (6)

1. 0:00Start
2. 5:32PULP uses a permissive open source license
3. 8:08Arnold: a Collaboration with Quicklogic
4. 9:36Arnold Measurement Results
5. 10:40PLINK - Serial communication
6. 19:27QUESTIONS?

" related talks

• 11mThe PULP Cores: A Set Of Open Source Ultra Low Power RISC V Cores For Internet Of Things...Pasquale Davide Schiavone · 7th RISC-V Workshop 2017
• 17mHow PULP-based Platforms are Helping Security ResearchFrank K. Gürkaynak · 8th RISC-V Workshop Barcelona 2018
• 12mPicoSoC: How We Created A RISC V Based ASIC Processor Using A Full Open Source Foundry Targeted...Tim Edwards · 7th RISC-V Workshop 2017
• 23mKeynote: LaunchpadAndrew Moore · RISC-V Summit North America 2024
• 17mRISC-V Meets 22FDX: an Open Source Ultra-low Power Microcontroller PlatformPasquale Davide Schiavone, Sanjay Charagulla · 8th RISC-V Workshop Barcelona 2018
• 21mKeynote: Software Drives Hardware, lessons learned and future directionsRobert Oshana · 8th RISC-V Workshop Barcelona 2018
• 11mLightning RoundRISC-V at embedded world 2024
• 36mLibre Silicon in IoTMichael Welling · Linux Plumbers Conference 2022