VPR device models generation from Verilog with V2X

on YouTube ↗19m

" summary

V2X converts Verilog models into VPR architecture XML (model and pb_type) by running Yosys to JSON then Python generators that emit PB type and model files, inferring black box inference, clock and combinational paths, timing attributes and FASM annotations, and aggregating complex blocks and routing components. A test suite synthesizes the source Verilog, feeds the generated architecture to VPR, and validates that VPR can pack/place/route the original design; ongoing work adds SDF timing injection and Artix‑7 generation.

AI-written summary · about

" chapters (4)

1. 0:00Start
2. 2:46focus on architecture xml files
3. 4:03define custom parameters of an fpga device
4. 14:17create a virtual fpga architecture from those files

" related talks

• 16mIntroduction to RISC-V Processor VerificationLarry Lapides · embedded world 2023
• 09mDemo: Imperas/OVP RISC-V Models: Not Your Grandparents’ ISSJon Taylor · RISC-V Summit North America 2023
• 17mDemo: RISC-V Models for Verification, Software Development and Architectural Explor...Larry Lapides · RISC-V Summit 2022
• 21mDeductive Verification of Parameterized Embedded Systems modeled in SystemCPhilip Tasche, Raúl E. Monti, Stefanie Eva Drerup, Pauline Blohm, Paula Herber, Marieke Huisman · VMCAI 2024
• 30mOSVVM: Methodology, Library, and ModelsJim Lewis · ORConf 2018
• 09mExploring RISC-V architectures with VPSim, a virtual prototyping environmentLilia Zaourar · RISC-V Summit Europe 2024
• 20mEarly performance estimation using virtual prototypes and open-source SWRocco Jonack · ORConf 2023
• 13mIntroduction to RISC-V Processor VerificationLarry Lapides · embedded world 2022