Status of Xilinx Artix 7 support in Symbiflow
summary
As of December 2018 Series 7 bitstream support via Project X-Ray reaches the point where simple IoT designs are runnable and the codebase can fully describe a LiteX SoC with DDR and Ethernet; Zynq devices are already included. Remaining gaps are concrete DSP block implementations and high speed transceivers so the flow uses wrapped transceivers for now. Yosys adds better Vivado/ISE handoff and DSP inference for Ice40 and ECP5. VPR place and route still needs finishing.
AI-written summary · about
chapters (4)
related talks
34mAn update on SymbiFlow - a multiplatform FPGA project
20mOpen-Source FPGAs: Tools, Flows, and Visualization
40mKeynote: Open Source FPGA Tooling
11mDriving SoC Innovation with Synopsys RISC-V Solutions
07mFPGA and open hardware
45mAutomated, Simulation-Based Flow for Low-Cost FPGA-Accelerated Devices with Z...
38mOpen-Source Tools for FPGA Development
42mOpen Source FPGA Tooling, Our Journey from Resistance to Adoption