One simulator to rule them all, and on an infrastructure run them
summary
Hiventive runs multiple existing simulators (QEMU, gem5, SystemC) together under a coordinator called sim guru and thin sim disciple wrappers to present a single virtual platform; the demo boots Debian on a RISC‑V + Raspberry Pi mix with GPIO, showing the platform works. Time sync uses a sliding quantum that trades accuracy for speed, IPC imposes ms latency so distributed runs scale but slow with fine‑grain timing, and licenses stay isolated.
AI-written summary · about
chapters (12)
- 0:00Introduction
- 1:28Hardware simulators
- 3:02New simulators
- 3:17Sim Guru
- 4:43Representation
- 5:10IP API
- 6:01Key Steps
- 8:18Time Synchronization
- 10:39Advantages
- 12:40Demo
- 13:12Quantum
- 14:46Config File
related talks
10mRISC-V Virtual Platforms for Early RISC-V Embedded Software Development
11mDemo: Accelerating SW Development and Validation of RISC-V Based Designs
32mUsing Customerized QEMU Co-simulation for Development and Test of Zephyr Applications
09mLinux Made Easy on RISC-V with Ubuntu
10mRemote Development with SCRx-based SDK
10mDebugging on Homogeneous and Heterogeneous Multicore SoCs w/ RISC V
11mDemo: Catapult Studio for Imagination RISC-V CPUs
34mPractical Tips to Boost Your Productivity When Using Zephyr
