BlackEdge Based FPGA-OSH
summary
A new hardware standard called BlackEdge standard defines two 50‑pin headers that expose 48 digital I/Os, 16 analog signals, SPI, I2C, UART and eight spare pins to let modules and carriers interconnect; it pairs an ECP5‑based IceCore with on‑board STM32 programmers (avoiding FTDI) and targets the open toolchain like iceStorm toolset. It introduces mixed mods that combine PMOD compatibility with six extra analog pins, already used in a working BlackIce MX, ultrasonic probe and retro and power carriers.
AI-written summary · about
chapters (15)
- 0:00Intro
- 0:21Early Life
- 2:08Open Standards
- 4:59Why OSH
- 6:52Mixed Mods
- 7:47Problems
- 8:32Black Edge
- 9:39Development
- 10:41Hardware
- 12:43Specifications
- 13:37Deconstruction
- 14:15Community Carrier
- 14:47Mix Mode vs Carrier
- 15:49Carrier Types
- 18:02Questions
related talks
05mEmbedded Executive LIVE
38mOpen-Source Tools for FPGA Development
27mLEDGE Overview and Goals
13mDragonboard 820c Extended 96Boards, the Enterprise Edition Oxalis NXP ARMv8 Layerscape LS1012A
36mOSFCI - Extensible Open-source CI for Firmware with Real Hardware Execution
14mPanamax FPGA - An Open Source FPGA on SKY130
02mJohn Hawley (Intel Open Source Technology) Interview - OSCON 2014
28mModule with CologneChip GateMate FPGA