The Open Secure Platform Architecture of SiFive Shield
summary
SiFive Shield presents an open secure platform architecture that aims to replace brittle legacy approaches by shipping an open-source secure boot ROM (MIT on GitHub) that supports SHA-3 signatures, versioning, anti-rollback, USB/eMMC boot and authenticated debug via an enhanced RISC‑V debug module. The chip-level enforcement adds world ID tagging on bus masters and per-peripheral ACLs via a SiFive Wall Guard, plus crypto IP (ChaCha20, AES SCA‑resistant engine, RSA/ECC) with an open crypto library, planned formal verification and independent evaluations.
AI-written summary · about
chapters (11)
- 0:00Intro
- 2:06SoC Security Best Practices
- 5:05SiFive Shield Root of Trust
- 6:05SiFive Shield Secure Boot Flow An Open and Auditable boot flow
- 7:505 Enabling Secure Nexus Trace, Advanced Debur, and Arm Coresight compatibility
- 8:20SiFive Secure Debug and Trace IP Enabling Secure Nexus Trace, Advanced Debur, and Arm Coresight compatibility
- 8:51SiFive Shield Threat Prevention Secure SoC Design Enabled By Threat Modelling
- 12:27SiFive Shield Verified Crypto Engines
- 13:34SiFive Shield - Software & Communications A Single S/W Platform Based on Open Source Software
- 14:13SiFive Shield Secure Lifecycle
- 17:215 Shield Roadmap 2020
related talks
45mThe Future of Security is in Open Silicon
12mSecuring SiFive Vector Processors with an Open, Scalable Security Architecture
09mThe Future of Embedded Security with RISC-V
45mVerified seL4 on secure RISC-V processors
59mNationally Critical Infrastructure needs Secure Hardware
13mRISC-V: Securing the Future of Open Source Computing
45mBuilding a Secure IoT Device
24mSecure architectures for the IoT