Production ready RISC V Support in LLVM Clang 9
summary
LLVM/Clang now includes production-grade RISC-V support as a default target in Clang 9, covering RV32I and RV64I with MAFDC and all ABIs except the embedded E ABI, with compiler-rt ported and lld progressing to link FreeBSD userspace kernels. Work is upstreamed and tested: 2,000+ packages built via buildroot, ~380 commits, 9,000 C++ LOC + 4,000 tablegen lines, 160 test files and a 1,600-test GCC torture suite; development uses weekly community calls and extensive code review.
AI-written summary · about
chapters (20)
- 0:00Introduction
- 0:26LowRisk
- 0:57Overview
- 1:39What is LLVM
- 2:57Custom transformations
- 5:26Development approach
- 6:47Incremental approach
- 7:18Collaborative approach
- 8:20Risk 5 LVM status
- 11:15Key stats
- 12:00Sample testing
- 12:20Comments and reviews
- 12:52Timeline
- 13:52Community
- 14:12Hello VM
- 15:02Collaboration
- 16:09Test Suites
- 17:43RISCV Extensions
- 18:58Vector Spec
- 20:00Conclusion
related talks
24mRISC V LLVM: Towards A Production-Ready LLVM-Based Toolchain
28mLLVM for RISCV
16mImprovements to RISC-V Vector code generation in LLVM
17mRISC-V LLVM State of the Union
17mMaking LLVM RISC-V Compiler More Performant for Everyone
13mRISC-V 32-bit glibc port
08mPorting and Optimization V8 for RISC-V
28mGHC’s RISC-V Native Code Generation Backend