RISC V LLVM: Towards A Production-Ready LLVM-Based Toolchain

on YouTube ↗24m

" summary

LLVM backend for RISC-V now compiles real code and passes the GCC torture suite 100% for RV32I and RV64I across all opt levels, implements an MC layer, unit-test harnesses and a test tool called bicop as a proposed ABI golden model, and accepts third‑party work (Andes, Qualcomm/CodeAurora, NXP, Codasip) including lld and compressed‑ISA patches. About 20k lines added (≈55% tests), roughly one third of patches are upstream, and SPEC and larger app benchmarking are next.

AI-written summary · about

" chapters (7)

1. 0:00Introduction and motivation
2. 2:26Current implementation status
3. 5:17Implementation approach and challenges
4. 9:30RISC-V ISA complexity
5. 13:24Upstreaming and community growth
6. 17:40Upstream progress and future steps
7. 21:54Next steps and conclusion

" related talks

• 21mProduction ready RISC V Support in LLVM Clang 9Alex Bradbury · RISC-V Summit 2019
• 21mOpen Source Compiler Tool Chains for RISC V Past, Present and FutureJeremy Bennett · RISC-V Summit 2019
• 28mLLVM for RISCVAlex Bradbury · 8th RISC-V Workshop Barcelona 2018
• 17mRISC-V LLVM State of the UnionAlex Bradbury · RISC-V Summit North America 2024
• 16mImprovements to RISC-V Vector code generation in LLVMAlex Bradbury, Luke Lau · RISC-V Summit Europe 2025
• 17mMaking LLVM RISC-V Compiler More Performant for EveryoneIvan Baev · RISC-V Summit North America 2023
• 20mRISC V Software State of the UnionRandy Allen · RISC-V Summit 2019
• 01h 05mTutorial: ToolchainsChristoph Müllner · RISC-V Summit 2022