Keynote A Perspective On The Role Of Open Source IP In Government Electronic Systems
summary
DARPA describes concrete efforts to make RISC‑V and open IP practical: claim that custom ASICs give roughly 1000x operations-per-watt over CPUs with an example where a comm algorithm runs ~1280 W on CPU, ~120 W on FPGA and <4 W in an ASIC; CRAFT targets 10x SOC design time reduction using reusable IP and porting methods; SIF builds hardware hooks to stop “gullible” silicon and estimates addressing ~40% of CVE-class vulnerabilities; gaps: full verification, long-term funding, and an industrial-grade toolchain.
AI-written summary · about
chapters (11)
- 0:00Introduction
- 1:58DoD computing needs
- 7:22Design costs and challenges
- 12:23Benefits of open source IP
- 16:10Open source infrastructure
- 18:56Specialization and reuse
- 23:14Security and trust
- 27:52RISC-V opportunity
- 30:00Ecosystem and sustainability
- 37:13DARPA program overview
- 43:18Q&A session
related talks
47mKeynote Panel Opportunity and Risks in Open Source Hardware
01h 05mChallenges and opportunities for Open Source Hardware in academia and industry: Roundtable
43mOpen Hardware: Skyrocketing Momentum & Global Adoption from Embedded to Enterprise
10mKeynote: The Open Source Hardware Roadmap
15mKeynote: From Hardware Innovation to a Thriving RISC-V Ecosystem
50mDay 2 Keynote Panel
13mKeynote: Mobilizing the Open Source Software Ecosystem for RISC-V
41mRISC-V and Open Source Hardware Projects BoF