Boosting RISC V ISA With Open Source Peripherals: An SoC For Low Power Sensors
summary
Onchip and SiFive release a set of always‑on peripheral IP aimed at battery‑powered sensors and tape out a RISC‑V SoC in 180 nm vanilla logic. Deliverables include a power management unit with 8‑instruction microcode, programmable LDOs sized 10–50 µm, a low‑power RC oscillator that measures about 1 µA at 1.8 V (5 µA at 3.3 V) with ~3σ ≈ 180 Hz spread, a multi‑resolution ADC, and an RNG; RTL and docs go open via Frigate, schematics/layout require the Design Chip program NDA, qualified IP expected 2019.
AI-written summary · about
chapters (13)
- 0:00Intro
- 1:01Peripherals associated with Always-On (AON) domain
- 2:48AON Voltage Domains
- 3:41AON - Power Management Unit (PMU)
- 6:47Biasing Control
- 8:40Brownout Detector
- 9:20Power-On Reset
- 9:32Multi-resolution DAC
- 10:09Multi-resolution ADC
- 10:22Fully Synthesized True Random Number Generator
- 11:27Flow Methodology
- 12:02Deliverables
- 12:41Timeline
related talks
11mA RISC V ISA Extension for Ultra Low Power IoT Wireless Signal Processing
11mRISC-V Spotlight: How RISC-V Speeds the Journey of Innovation
17mRISC-V Meets 22FDX: an Open Source Ultra-low Power Microcontroller Platform
15mRISC-V processor IP product line
11mDriving SoC Innovation with Synopsys RISC-V Solutions
29mAccelerating the RISC-V Revolution: Unleashing Custom Silicon with Revolutionary Design Platforms
30mFrom Eyewear to Silicon: RISC-V for Low-Power AI in Next-Generation Smart Glasses
41mRISC-V and Open Source Hardware BoF
