Day 2 Keynote Panel
summary
Conference announces open-source Power ISA, released RTL cores and a tiny FPGA proof-of-concept that microwatt PowerPC POC barely consumes fabric, proving a real implementation works. Panelists claim this removes software lock‑in, lets companies manufacture custom silicon and promises 50% of AI hardware by 2022 will run open software. Missing pieces are open backend tooling from RTL to foundry and verified packaging/interconnects; the work is viable but still needs open FPGA toolchains and business models for silicon validation.
AI-written summary · about
chapters (9)
- 0:00Panel introduction
- 1:28Open source software origins
- 7:09Importance of open hardware
- 15:06Today's announcement impact
- 23:21Industry competition and collaboration
- 26:55Security and open implementations
- 32:04Hardware licensing challenges
- 36:06Future of open hardware
- 47:39Final thoughts and Q&A
related talks
01h 13mWelcome & Keynote Sessions
47mKeynote Panel Opportunity and Risks in Open Source Hardware
23mKeynote: Launchpad
01h 05mChallenges and opportunities for Open Source Hardware in academia and industry: Roundtable
40mKeynote: Open Source FPGA Tooling
16m2025 scenario on OpenISA OpenPower Open Hardware computing
52mKeynote A Perspective On The Role Of Open Source IP In Government Electronic Systems
41mRISC-V and Open Source Hardware BoF