Fomu Python, RISC V, and FPGA in your USB Port
summary
Fomu is a USB-stick FPGA that implements a RISC-V core and actually works: a Lattice iCE40 UP5K with ~5000 LUTs, 128 KB single‑port RAM, ≈2 MB flash, one RGB LED and two buttons, all inside a USB port. It ships with an open‑source toolchain, runs MicroPython (and CircuitPython patches), uses VexRiscv plus a wishbone-over-USB bridge for GDB access, supports DFU flashing, and can be fully emulated with Renode so firmware and peripherals validate before hardware use.
AI-written summary · about
chapters (10)
- 0:00Workshop introduction
- 0:28Project overview
- 0:51Collaborator introductions
- 2:52Fomu hardware features
- 4:21Setup and assembly
- 5:46Using Python on Fomu
- 7:31RISC-V development
- 9:55FPGA programming
- 11:53System simulation
- 14:15Workshop conclusion
related talks
24mUniversal Tools for Acceleration, Timing, Integration & Machine Enhancement
20mFast prototyping with RISC-V Microcontrollers
11mLightning Talk: The CFU: Custom Hardware with RISCV and Zephyr
28mFree and Open Source Hardware to enable RISC-V IoT Applications With
20mDemo: LED Cube Using RISC-V®-Based PolarFire® SoC FPGA
11mQEMU Based Hardware Modeling Of A Multi Hart RISC V Based FPGA With Execution Contexts Free...
01h 00mHow to run Linux on RISC-V (with open hardware and open source FPGA tools)
30mCFU Playground: Model-specific Acceleration on FPGAs