Getting started with PolarFire SoC 1
summary
Libero SoC v12.3 is available via early‑access license and its GUI configures PolarFire SoC parts, sets MSS clock up to 625 MHz, toggles four fabric interfaces (AXI masters/slaves, APB3), shows live I/O muxing with conflict highlighting, configures DDR, and exposes 64 fabric interrupts, JTAG and debug.trace pins; the flow generates RTL, runs synthesis/place‑and‑route and bitstream (hardware due Q3‑2020). Meanwhile Renode + SoftConsole simulates multicore boards with single GDB, runs examples (FreeRTOS+lwIP web server, a Julia fractal video demo), supports C#/C/Python peripheral models and Docker CI with ~40 RISC‑V toolchain permutations.
AI-written summary · about
chapters (5)
- 0:00Introduction to PolarFire SOC
- 0:59Project design and workflow
- 8:14Renode simulation environment
- 11:03Modeling custom peripherals
- 12:32CI/CD and testing setup
related talks
12mDemo: Quick and Convenient Prototyping with Microchip’s PolarFire® SoC FPGA and BeagleBoard.org Ecosystem
45mAutomated, Simulation-Based Flow for Low-Cost FPGA-Accelerated Devices with Z...
36mLibre Silicon in IoT
01h 19mMini-conference: RISC-V Support in Zephyr
16mSoftware-driven Hardware in the Data Center: LibreBMC, Renode, RowHammer...
20mDemo: LED Cube Using RISC-V®-Based PolarFire® SoC FPGA
14mDemo: Smart Embedded Vision with PolarFire® SoC FPGA
17mAccelerating Designs for SoC FPGA Using Simplified High-Level Synthesis Flows