Introducing Scalable New Core IP for Mission Critical Use

on YouTube ↗18m

" summary

Claims a 100% functional correctness guarantee for RISC‑V cores by proving equivalence between a formal RISC‑V spec and implementations written in the Kami proof‑assistant language, using machine‑checkable proof‑certificates and a formally verified compiler that emits RTL. Replaces slow, unscalable model checking with semi‑automatic proofs that need only medium human effort, and extends verification to code generators so many core variants (in‑order, out‑of‑order, different pipelines and VM support) inherit the proof.

AI-written summary · about

" chapters (7)

1. 0:00Intro
2. 0:47Requirements for Automotive safety certification
3. 3:09New mission-critical design methodology
4. 8:38Single Formal Spec to rule them all
5. 10:45Formal Verification of Generators
6. 11:39Achieving Functional Correctness
7. 15:14Summary

" related talks

• 21mThe New Verification Ecosystem that Supports RISC-V Verification fo...Lee Moore, John Sotiropoulos · RISC-V Summit 2022
• 13mIntroduction to RISC-V Processor VerificationLarry Lapides · embedded world 2022
• 21mA Comparative Analysis of RISC-V Architecture Based on the RISC-V SoC DV ExperienceMoonki Jang · RISC-V Summit North America 2023
• 17mDemo: RISC-V Models for Verification, Software Development and Architectural Explor...Larry Lapides · RISC-V Summit 2022
• 19mAdoption of ISO 26262 for RISC-VRavindranath Munnan · RISC-V Summit North America 2023
• 16mIntroduction to RISC-V Processor VerificationLarry Lapides · embedded world 2023
• 13mEarly RISC-V Software Verification with SIM-VLukas Jünger · embedded world 2023
• 21mCloud-based Verification of Open Source RISC-V Cores Using the Metrics Cloud Platform and Codasip SweRV Support PackageRoddy Urquhart, Dan Ganousis · RISC-V Global Forum 2020