RISC-V customization, HW/SW co-optimization, and custom compute

on YouTube ↗11m

" summary

Argues that adding custom instructions to RISC‑V yields both flexibility and fixed‑function performance, using a workflow that profiles actual software and generates RTL plus an entire SDK (profiler, compiler, debugger). Claims a starting IP with hundreds of engineer years accelerates design and a tool called Studio profiles workloads and outputs suggested customizations. Notes security gains because about 70% memory bugs cause vulnerabilities and customization can hide/mitigate attack surfaces.

AI-written summary · about

" chapters (5)

1. 0:00Introduction
2. 1:44RISC-V customization benefits
3. 3:53Shift left co-optimization
4. 6:46Industry skill scarcity solutions
5. 9:35Custom compute future outlook

" related talks

• 30mOptimizing RISC-V Custom Instructions with Software Driven Analysis and ProfilingSimon Davidmann, Duncan Graham · RISC-V Global Forum 2020
• 22mStay Ahead with the Latest Advances in RISC-V Development ToolsShawn Prestridge · RISC-V Global Forum 2020
• 40mPanel: Toolchains & RuntimeK. Cheng, P. Tomsich, C. Müllner, E. Menezes, J. Clarke, J. Leidel · RISC-V Forum: Developer Tools and Tool Chains 2021
• 13mKeynote: Mobilizing the Open Source Software Ecosystem for RISC-VBarna Ibrahim · RISC-V Summit North America 2024
• 10mRISC-V Virtual Platforms for Early RISC-V Embedded Software DevelopmentKevin McDermott, Lee Moore, Hugh O’Keeffe · 8th RISC-V Workshop Barcelona 2018
• 11mDemo: Accelerating SW Development and Validation of RISC-V Based DesignsKamal Desai · RISC-V Summit North America 2023
• 16mRISC-V Tools & Runtime HSC OverviewPhilipp Tomsich, Christoph Müllner · RISC-V Forum: Developer Tools and Tool Chains 2021
• 22mOptimize Your Industrial IoT Application in Every DimensionShawn Prestridge · RISC-V Forum: Embedded Technologies 2021