OpenTitan Integrated: A RISC-V Open-Source Silicon Root-of-Trust for large SoCs
summary
OpenTitan Integrated is an upstream, permissively licensed RISC-V silicon root-of-trust adapted for large SoCs with concrete additions: a mailbox interface that isolates SOC and RoT private memory, a DMA engine with inline hashing and hardware handshake for peripheral transfers, an IOPMP-like address-filter (AC ranges) and a per-register access-control generator (RACK) that emits RTL, DV, docs and run-time error reporting. Integration uses topgen and a shared software framework and is validated for SOC use.
AI-written summary · about
chapters (8)
- 0:00Introduction to OpenTitan
- 1:58Secure communication interfaces
- 4:37Access control and verification
- 5:22Debug and DFT governance
- 6:38Register access control (RACL)
- 11:10Automated SoC generator
- 12:51Conclusion and roadmap
- 13:58Q&A session
related talks
21mThe OpenTitan Project
10mRoot-of-trust - What it is and why you need one in IoT
10mLightning Talk: A Trusted OS for RISC-V ? OP-TEE is a Candidate
45mThe Future of Security is in Open Silicon
11mOP-TEE open-source security for the mass-market
17mEnhancing OP-TEE for RISC-V: Leveraging IOPMP and Enabling RTOS Integration
32mFully Verified Open Silicon
18mIoT Security's Toughest Challenges: Root of Trust, TEEs, & Firmware Updates