Transactron - hardware transactions for Amaranth HDL
summary
Open-source Transactron for Amaranth HDL provides single-cycle methods and Python context-manager transactions that automatically generate a transaction manager with automatic conflict schedulers and per-conflict arbitration; multicycle ops use a request/result pair and readiness signals. Swapping FIFOs for connect merges pipeline stages with one line. Library includes hardware logging, testbench generators and method-array wrappers for superscalar duplication. It underpins a three-year, purely transactional out-of-order RISC-V core that boots Linux on real hardware, so the flow is proven.
AI-written summary · about
chapters (11)
- 0:00Introduction
- 0:23Transactional hardware
- 1:25How transactions work
- 2:50Defining methods
- 3:33Handling conflicts
- 5:24Simplifying pipelines
- 6:49Benefits of transactional design
- 8:12Flexibility and features
- 9:16RISC-V processor application
- 9:57Live Linux demo
- 10:40Q&A
related talks
20mFour Years of Embedded Haskell in Critical Real-Time Systems: Lessons and Insights
23mHigh-Performance Hardware Design with Hardcaml
25mOpen Source Software Stack for Heterogenous embedded devices
23mRunning an Open Source LLM on Open Source Hardware
12mAMC FMC Carrier: A General Purpose FPGA Card for Fast Data Acquisition
16mSoftware-driven Hardware in the Data Center: LibreBMC, Renode, RowHammer...
39mSoftware Defined Hardware on Heterogeneous SoCs Using OpenAMP
21mTerosHDL: an open source IDE for FPGA developers