RISC-V in Space (The Canadian version)

on YouTube ↗25m

" summary

An open-source RISC-V microcontroller is fabricated into silicon, radiation-hardened with a University of Saskatchewan process tweak that keeps cell geometry but adds stacked transistor latches, and tested with heavy-ion beams at Texas A&M and focused-ion facilities — the same board travels between UBC, Saskatchewan, Kingston, Texas, and Sydney. The design uses the OpenHW CV32E40P MCU as its core, plans a V2 with TMR and ECC scrubbing, and publishes RTL and board artifacts for forking.

AI-written summary · about

" chapters (7)

1. 0:00RISC-V in space intro
2. 1:23Open Hardware Foundation RISC-V cores
3. 3:10Popular RISC-V cores features
4. 8:13Core 5 MCU ecosystem
5. 10:01StarRISC for space apps
6. 13:11How to get involved in Canadian RISC-V development
7. 19:15Q&A on RISC-V cores

" related talks

• 18mOpen Source computer architecture research at the BSCGuillem Cabo · ORConf 2019
• 20mRISC-V open designs and contributions to hardware security research and development activitiesÉric Saliba · RISC-V Summit Europe 2025
• 41mRISC-V and Open Source Hardware BoFDrew Fustini · Embedded Linux Conference (ELC) @ EOSS 2023
• 41mRISC-V and Open Source Hardware Projects BoFDrew Fustini · Embedded Linux Conference Europe 2022
• 14mRISC-V Spotlight: RISC-V: Everyone WinsPatrick Little · RISC-V Summit 2022
• 15mKeynote: From Hardware Innovation to a Thriving RISC-V EcosystemJing Yang · RISC-V Summit North America 2025
• 20mRISC V and Chips Alliance Address new Compute RequirementsZvonimir Z Bandić, Dejan Vucinic · RISC-V Summit 2019
• 12mRISC-V Compatible Processor IP by SyntacoreJohn Hartley · Spring 2022 RISC-V Week — RISC-V International Day