A History of TL-Verilog Google Summer of Code Projects under FOSSi Foundation

on YouTube ↗20m

" summary

TL‑Verilog shows concrete progress: 15 GSoC projects since 2018 (two more under CHIPS Alliance this year) produced working artifacts — a configurable RISC‑V generator Warp5 with Warp5 formal verification using open tools, an FPGA‑accelerated web backend (FirstClass) tied into AWS/F1 bits, a block‑based circuit builder and a Virtual FPGA Lab with simulation visualization (AES demo), a transaction‑level component library and a tensor‑core study; projects lead to papers, conference awards and prominent blog posts.

AI-written summary · about

" chapters (7)

1. 0:00TL-Verilog and GSoC intro
2. 1:25GSoC and FOSSi Foundation
3. 3:08TL-Verilog methodology
4. 5:16Major TL-Verilog projects
5. 12:02Student projects impact
6. 17:44GSoC value for students
7. 18:27Q&A on FireSim & FOSSi

" related talks

• 18mOpen source chip design: for fun and for profitAndreas Olofsson · ORConf 2025
• 21mOpen Source Digital Design Tooling UpdatesKarol Gugala · ORConf 2023
• 35mEnabling an Open-Source SoC Design Methodology with Federation ToolsYunsup Lee · Week of Open Source Hardware 2019
• 01h 05mChallenges and opportunities for Open Source Hardware in academia and industry: RoundtableWeek of Open Source Hardware 2019
• 43mChips Alliance ProjectZvonimir Z Bandić · ORConf 2019
• 10mKeynote: The Open Source Hardware RoadmapZvonimir Z Bandić · RISC-V Global Forum 2020
• 23mUnlocking Open Source RISC-V SoC VerificationMichael Gielda · Spring 2022 RISC-V Week — RISC-V International Day
• 20mOpen-Source FPGAs: Tools, Flows, and VisualizationAlex Singer · Latch-Up 2026