Hands-on OP-TEE with Andes RISC-V
summary
60-minute hands‑on workshop walks through three labs that demonstrate a real OP-TEE-on-RISC‑V build using Andes tooling and a Windows QEMU setup. Lab 1 creates a vault where an AES key never leaves TA and encrypted blobs sit in Linux; Lab 2 loads a kernel module that ioremap reads a physical address in the reserved 64 MB T-space and triggers ePMP raises hardware fault; Lab 3 drives a DMA engine and produces an IOPMP blocks DMA and emits a violation report, proving hardware enforcement works.
AI-written summary · about
chapters (8)
- 0:00Introduction and overview
- 4:29Workshop agenda and labs
- 9:40OPMP protection mechanism
- 11:06Environment setup and boot
- 17:50Memory partitioning and vault creation
- 26:02Physical address probing and EPMP
- 30:54DMA attack simulation and OPMP defense
- 32:54Workshop wrap-up and Q&A
related talks
17mEnhancing OP-TEE for RISC-V: Leveraging IOPMP and Enabling RTOS Integration
29mShield Your Devices: The Strength of Open-Source Software and Hardware
10mLightning Talk: A Trusted OS for RISC-V ? OP-TEE is a Candidate
11mOP-TEE open-source security for the mass-market
50mUsing OP-TEE as a Cryptography Engine
40mOP-TEE: When Linux Loses Control
34mA Journey To the Secure World of OPTEE From the Non-secure World of Linux
48mOP-TEE: Using the ARM Trust-Zone to Control Tamper Resistant Processors