IBM open sources the A2O Core!
summary
IBM open sources an out-of-order single‑thread optimized A2O core with Verilog RTL and the same tightly coupled AXU accelerator/MMU interfaces as A2I. It targets 7nm, implements doubled 32KB I/D caches, retires two instructions per cycle, has a 32‑entry completion buffer and a 16‑entry load/store queue, and supports SMT up to two threads. A Xilinx FPGA build boots on a card after a 12‑week port with interns but the design is not productized, has missing docs, and is not yet Linux PPC64LE ready.
AI-written summary · about
chapters (8)
- 0:00Introduction to A2O
- 1:06A2I history and context
- 3:02A2O design features
- 5:44Architecture block diagram
- 7:12Pipeline and unit details
- 11:04Design and scaling analysis
- 13:48Documentation and community
- 17:30Q&A session
related talks
55mFabless SoC
19mOpen Source Processor IP for High Volume Production SoCs CORE V Family
10mKeynote: The Open Source Hardware Roadmap
17mOpen-Source HW Commercial Adoption: Lessons Learned
30mUnleashing Innovation from Core to the Edge
14mAn Open-Source CVA6S+ High-Performance, Cache-Coherent Cluster for 64b Automotive MPUs
41mRISC-V and Open Source Hardware Projects BoF
22mOpenRISC update