A2I Explored
summary
Covers the open-sourced A2I POWER core RTL and its FPGA implementation (released June 2020), focusing on using the AXI bus to build low-cost edge/network solutions. Describes a practical approach to achieving current ISA compliance and explains how the provided FPGA capabilities serve as a starting point for third-party development.
AI-written summary · about
chapters (8)
- 0:00Introduction to A2I
- 1:48Architectural features
- 6:46System integration
- 9:31Microarchitecture details
- 13:00FPGA implementation
- 16:11Development and scaling
- 21:40Future goals and community
- 25:42Q&A and technical discussion
related talks
55mFabless SoC
50mDay 2 Keynote Panel
17mOpenISA Miniconf Introduction
40mKeynote: Open Source FPGA Tooling
21mSCAIE-V: A Scalable Open-source Interface for Flexible and Portable ISA Extensions
07mFPGA and open hardware
10mKeynote: The Open Source Hardware Roadmap
44mASICone, from Verilog to GDSII with open source tools
