Microwatt and GHDL - An Open Hardware CPU written in VHDL...
summary
A tiny 64-bit OpenISA POWER soft core written in VHDL that now boots Linux after adding a TLB, interrupts, branch predictor and other OS bits; ports include MicroPython, Zephyr and Rust. Simulation uses GHDL, and recent GHDL synthesis plus Yosys and NextPNR create a fully open FPGA flow that produces runnable images. Project shows CI, ~200+ commits, integration with LiDEX for DRAM and Ethernet, and active size reductions to fit small FPGAs.
AI-written summary · about
chapters (12)
- 0:00Introduction and overview
- 1:47Microwatt project origins
- 3:12Microwatt core features
- 5:18Language support and workloads
- 8:04Resource optimization
- 9:50Recent developments
- 11:18Simulation and synthesis
- 14:09GHDL introduction
- 18:30IC design process
- 22:31Open source EDA tools
- 25:44GHDL capabilities
- 27:16Q&A session
related talks
16mPOWER OpenISA and Microwatt introduction
17mMicrowatt - A simple Open POWER soft processor
07mFPGA and open hardware
25mHow open is OpenPOWER?
03h 10mSoC in Hours - A Power Chat
16mSoftware-driven Hardware in the Data Center: LibreBMC, Renode, RowHammer...
10mKeynote: The Open Source Hardware Roadmap
13mOpen Source Formal Verification in VHDL