Testing Framework to port and optimize SIMD library to Systems

on YouTube ↗15m

" summary

Framework ports Intel x86 SIMD intrinsics to OpenPOWER ISA by running the same tests on two machines connected over the network and asserting identical results. It implements a network module in Python, a C extension for Python testing module, a shared random m256d generator to feed identical inputs, and comparison of outputs plus latency and throughput measurements. Tests run on real hardware or QEMU controlled via GDB/MI to read registers. The project is open source and aims for bit‑identical correctness.

AI-written summary · about

" chapters (5)

1. 0:00Introduction to SIMD porting problem
2. 2:53Need for testing framework
3. 7:14Testing framework design
4. 9:03Community collaboration plans
5. 13:12Q&A and contact details

" related talks

• 11mBuilding a Test for Diverse Fleet of Platforms, How Hard That Could Be?Evgeniy Paltsev · Zephyr Developer Summit 2022
• 24mRISC V Processor Verification based on Open source FrameworkLee Moore, Richard Ho · RISC-V Summit 2019
• 14mMicroprobe: An Open Source Microbenchmark Generator Ported To The RISC V ISASchuyler Eldridge · 7th RISC-V Workshop 2017
• 16mSoftware Development for 64-Bit RISC-V Processor VerificationSreenadh S, Sangeetha N. · RISC-V Global Forum 2020
• 25mRISC-V System-level Certification from Verification FoundationsAdnan Hamid · RISC-V Summit North America 2025
• 18mTesting Intel TDX functionality with new set of self testsSagi Shahar · Linux Plumbers Conference 2022
• 23mOpen Source Verification Platform for RISC V ProcessorsTao Liu, Richard Ho · RISC-V Summit 2019
• 19mrtesbench: A Multi-core Benchmark Framework for Real-Time Embedded SystemsYixiao Xing, Yixiao Li, Hiroaki Takada · LCTES 2025