PeakRDL: An accessible and extensible SystemRDL CSR automation toolchain
summary
A demo of PeakRDL shows a pip-installable SystemRDL 2.0 compiler that elaborates register trees and generates SystemVerilog and VHDL RTL, emits C headers and UVM register models, and produces interactive HTML docs with Sphinx integration. The toolchain imports and exports IP-XACT and OpenTitan HJSON, supports arrays/parameterization, user‑defined properties, and plugin exporters via a small Python API. Roadmap items include a bus decoder generator, offline-scalable docs, and a planned compiler v2 for performance and extensibility.
AI-written summary · about
chapters (8)
- 0:00PeakRDL introduction
- 3:55SystemRDL as ideal language
- 9:50Compiler to open-source toolchain
- 12:00PeakRDL architecture
- 15:33Extending with plugins
- 18:45Documentation and Sphinx
- 20:50Future plans
- 22:37Q&A
related talks
03mSystemRDL and PeakRDL
18mPeakRDL-PyRAL: A scalable, low-overhead Python register abstraction layer
14mDemo: More Than Point Tools: RISC-V Solutions
10mEnabling Production Program Software Development for RISC-V
01h 10mHardware DSLs
17mDemo: RISC-V Models for Verification, Software Development and Architectural Explor...
10mDemo: Catapult Studio for the RTXM-2200 RISC-V CPU
11mDriving SoC Innovation with Synopsys RISC-V Solutions