Keynote: Designing the Next Billion Chips: How RISC-V is Revolutionizing Hardware
summary
Claims that RISC-V is a free and open RISC‑V ISA and that cloud tooling flips chip design into an API-driven workflow with templates and a third‑party IP marketplace. Demonstrated silicon: Freedom Everywhere FE310 320 MHz in TSMC 180 nm taped out and measured ~10x CPU speed and ~9x power efficiency versus an Intel Curie module. Higher end: Freedom Unleashed FU540 4+1 cores 1.5 GHz, TSMC 28 nm on a HiFive Unleashed board with 8 GB DDR4 ($999 early access sold out).
AI-written summary · about
chapters (9)
- 0:00The state of hardware design
- 2:46Lessons from the software era
- 3:23Introduction to RISC-V
- 6:41Nvidia's open-source effort
- 6:59SiFive chip design services
- 7:40The pizza delivery model
- 10:44Performance of the Fe310
- 12:42Development and ecosystem
- 18:16Conclusion and call to action
related talks
10mKeynote: Owning Your Silicon Future Starts with Building on RISC-V
02h 18mRISC-V 101
20mRISC-V Goes BIG
17mA dive into RISC-V
09mLightning Talk: RISC-V and AI: How an Open-Standards ISA Underpins Portability f...
27mGlobal Importance, Adoption, and Opportunity for Europe in RISC-V
24mOpen Acceleration for RISC-V – Portability, Performance and Partners...
22mRISC-V & Renode: towards software-driven development