Ibex and The Mountain of Open Participation: How lowRISC lets everyone participate
summary
Ibex is an RV32 two-stage core targeting ARM M0 class area and IPC, with optional I/E/M and compressed ISA and a history from Zero-Riscy. LowRISC updates include a RISC‑V–compliant debug and privilege update, a small RISC‑V formal interface, and many bug fixes; an initial UVM testbench (from Google’s RISC‑V TV) exists but requires commercial simulators so contributors can’t run all tests. Code, builds and docs live on GitHub under Apache license + CLA; Verilator and Vivado WebPACK compatibility is verified and GitHub CI is coming.
AI-written summary · about
chapters (16)
- 0:00Intro
- 1:42Ibex Datasheet
- 2:31A bit of history
- 3:44Ibex is picking up speed again
- 5:22Ibex is Open Source
- 5:55Introducing: The Mountain of Open Participation!
- 6:44Open Participation: Your Rewards
- 8:00How do we get there?
- 9:38All code, tests, scripts
- 10:59Licensing
- 13:11Tools
- 16:00Infrastructure access
- 17:35Documentation
- 18:37Communication
- 19:25Recap
- 20:15Open Participation: Because Open Source is better together.
related talks
16mThe Future of Ibex - A Production-grade, Open Source 32-bit RISC-V Core
36mRISC-V and RISE Project BoF
38mRISC-V and RISE Project BoF- 38mRISC-V and RISE Project BoF
41mRISC-V and Open Source Hardware BoF
41mRISC-V and Open Source Hardware Projects BoF
13mKeynote: Mobilizing the Open Source Software Ecosystem for RISC-V
18mOpen Source computer architecture research at the BSC