Thermal (IR) Imaging Camera including ISP on Polarfire RISC-V FPGA SoC
summary
A complete thermal ISP runs on a PolarFire SoM (CMSV_A1_PF254_AX) with Linux, using an uncooled bolometer Lynred Pico640 640x480 sensor; the pipeline (tone mapping, non‑uniformity correction, CLAHE/additional enhancements) executes primarily in the FPGA and streams out over HDMI. RISC‑V cores handle sensor configuration and pipeline management. Current baseline ISP uses 8% of FPGA resources and full enhancements reach ~20%, leaving ~80% logic, ~90% SRAM and ~80% DSP blocks free for AI or extra processing. The module measures 55×75 mm.
AI-written summary · about
chapters (6)
- 0:00Introduction to SoC platform
- 0:45SoC and hardware overview
- 2:57Use cases and design
- 3:35Thermal imaging technology
- 5:09Thermal ISP implementation
- 7:14Company and team overview
related talks
09mDeveloping Custom RISC-V ISA Extensions for General Embedded Image Processing Operations
14mDemo: Smart Embedded Vision with PolarFire® SoC FPGA
11mRISC-V Spotlight: How RISC-V Speeds the Journey of Innovation
42mSoftware ISP FOSS Support for MIPI Cameras
20mDemo: LED Cube Using RISC-V®-Based PolarFire® SoC FPGA
13mBoosting RISC V ISA With Open Source Peripherals: An SoC For Low Power Sensors
15mRISC-V processor IP product line
17mMi-V RISC-V Embedded Ecosystem