I Fought the Law and the Law Lost: Moore’s Law, Dennard Scaling & RISC-V
summary
Moore’s Law and Dennard scaling have stopped and cost per transistor rises, so architectural innovation becomes the lever. Codasip’s Studio EDA plus an architecture license enable ISA and microarchitecture tweaks that yield big wins: a Microsemi audio core runs ~56× faster for slightly less power and avoids a costly node shrink; a TensorFlow Lite handwriting demo runs ~5× faster in smaller area; Mythic integrates 76 customized cores, halves development time and ships in volume.
AI-written summary · about
chapters (7)
- 0:00Introduction and overview
- 1:50RISC-V is open standard
- 3:55Moore’s Law and its limits
- 6:00End of Dennard scaling
- 7:23Customization with RISC-V
- 10:16Customer success stories
- 13:25Summary and future
related talks
33mWas He Wright All Along? Software After Moore's Law
13mDemo: RISC-V as an Enabler of Heterogeneous Compute
06mRISC-V Spotlight: Avoiding Murphy's Law and Satan's Law Without Selling your Soul
10mAI custom Software/Hardware Interface improving performance 5-10x
22mKeynote: Unlocking Innovation with RISC-V and Qualcomm
12mKeynote: 100G Intelligent Edge Innovation with RISC-V (The Future is Now)
13mKeynote: Accelerating Innovation with RISC-V: Past, Present and Future
21mKeynote: Building Data Center Scale SoC's using RISC-V at Meta
