NetTLP: A Development Platform for PCIe devices in Software Interacting with Hardware
summary
NetTLP is a concrete development platform that lets software implement, exercise and debug PCIe devices by exposing packet and memory interfaces to userland on Linux. It ships a hardware interface plus a software stack so code can map device memory, inject and capture packets with standard tools like tcpdump, and iterate device logic without FPGA resynthesis. The authors show working prototypes for packet bypass and memory-mapped IO, with end-to-end demos that validate functionality and workflow.
AI-written summary · about
chapters (5)
- 0:00Introduction to NetTLP
- 5:00Software-based PCIe device development
- 10:00Challenges in hardware-software interaction
- 15:00Productivity and platform design
- 16:50Q&A session
related talks
36mWarp Pipe: Library for Simulation-Driven Development of PCIe Devices...
36mWarp Pipe: Library for Simulation-Driven Development of PCIe Devices...
41mSetting up Real-time Ethernet and TSN With Linux: A 10-step Guide
35mIntegrated PCIe monitoring and tracing facilities
40mTime-Sensitive Networking (TSN) with Mainline Embedded Linux
41mVirtIo-Net PCIe Function Using Linux PCI Endpoint Framework
27mAccelerated Mainline Linux Development Ahead of SoC Availability
34mBridging the Gap Between Hardware and Software Tracing