GreatFET: Making GoodFET Great Again
summary
Project takes control of GoodFET codebase and replaces it with a redesigned board (Aelia → GreatFET One) that swaps the costly TI parts for a single Cortex‑M4 200MHz MCU, removes the external FTDI chip by using two native USB controllers so FaceDancer features are native, exposes a large expansion header for modular “neighbors,” moves from bit‑banged drivers to the MCU’s SPI peripheral (not bit‑bang), provides Python host tools for SPI flash dumps, and includes a ROM bootloader so boards are easily unbricked and manufacturable at volume.
AI-written summary · about
chapters (4)
related talks
15mA Sneak Preview into the FABulous 2.0 eFPGA Framework
48mInternet of Programmable Things
10mRevolutionizing RISC V Based Application Design Possibilities With Global Foundries
39mOTA DFU Without Compromise
12mDemo: Quick and Convenient Prototyping with Microchip’s PolarFire® SoC FPGA and BeagleBoard.org Ecosystem
41mTrusted Firmware Project update
33mImproving System Configuration for Zephyr and Beyond
29mAccelerating the RISC-V Revolution: Unleashing Custom Silicon with Revolutionary Design Platforms
