Jonathan Balkind
where else to find them
what they talk about
all 4 in the filters
where they keep going back
- PLDI Workshop Honoring Andreas Podelski2 editions2023–2026
all 4 in the filters
on a stage with
all 13 in the filters
who talks about the same things
- Zachary D. Sisco5 talks
- Daniel Ruelas-Petrisko2 talks
- Sijie Kong2 talks
- Jingtao Xia3 talks
- Lindsey Kuper15 talks
- Işıl Dillig21 talks
| title | conference | date |
|---|---|---|
| Fungible Memories for Automated Technology Mapping and Retargeting | PLDI 2026 | 2026-06-15 |
Memo implements a write-once, map-anywhere memory abstraction that automatically retargets memories across simulation, FPGA and ASIC backends, and lifts… | ||
| Improving Equality Saturation for EDA via Semantic E-Graphs | PLDI 2026 | 2026-06-15 |
Introduces semantic e-graphs as an e-graph variant that encodes semantic IDs to link word- and bit-level hardware representations, and implements Nextmap, an… | ||
| Opening | Latch-Up 2025 | 2025-05-02 |
About 100 attendees register for a two‑day program Friday–Saturday with an unconference Sunday, talks timed at 15–25 minutes and lightning sessions at the… | ||
| Semi-Automated Translation of a Formal ISA Specification to Hardware | PLARCH 2023 | 2023-06-17 |
Prototype pipeline converts Sail ISA specs into Clash hardware by translating Sail’s monadic effects into monadic stream functions that compile to a naive… | ||
| Loop Rerolling for Hardware Decompilation | PLDI 2023 | 2023-06-17 |
Defines hardware loop rerolling to recover syntactic loops from netlists by combining clone detection with sketch-based program synthesis using Rosette, and… | ||
| Non-Newtonian Hardware Design for Longevity | PLARCH 2023 | 2023-06-17 |
Proposes a modular accelerator methodology called Cohort and shows a hardware prototype: a three-stage multiplier implemented as chained micro-accelerators… | ||
| On the Generality of Matrix Multiplication | PLARCH 2023 | 2023-06-17 |
Claims a concrete mapping from a Turing-complete one-instruction-set ISA into sequences of matrix multiplications and uses a Rosette-based synthesizer to… | ||
| Building Cache Coherent, Heterogeneous-ISA Processors Using P-Mesh | OpenPOWER Summit NA 2020 | 2020-09-15 |
P-Mesh gets reworked to be ISA-agnostic by adding a simple Transaction-Response Interface and L2/LLC support for ISA-specific atomics, connecting more than 10… | ||
| nothing matches | ||