The AI stack from chip to analytics
summary
Intel presents an end-to-end AI stack: client and server silicon (Xeon, Xeon Phi, FPGA) plus optimized software (MKL, inference SDKs) that runs on existing clusters. New Xeon Scalable chips claim 3x Hadoop/Spark throughput, 2.7x decision support and 93% microbenchmark gains, improving real-time and streaming responsiveness. BigDL embeds deep learning training into Hadoop/Spark so models train in place on current infrastructure instead of migrating to new clusters, reducing cost and latency.
AI-written summary · about
chapters (5)
related talks
09mTackling edge computing with Intel's AI Builders program
04m4 real-world AI deployments at enterprise scale
30mAI: unleashing the next wave
13mCombining algorithms and quality data to build better AI platforms
50mAI acceleration at the edge
24mTools & Techniques for a cost optimized Analytics & AI pipeline
06mCollaboration and openness drive innovation in artificial intelligence
11mGadi Singer (Intel) interviewed at the O'Reilly Artificial Intelligence Conference NY 2019
