Spring 2022 RISC-V Week — RISC-V International Day
2022-05-05
Paris, France
| title | author | length |
|---|---|---|
| State of the Union & the Road Ahead | Mark I. Himelstein | 26m |
2021 sees about 12 billion cores sold and 16 ratified ISA specs with 44 extensions, driven by a new acceptance-criteria workflow and a development partner… | ||
| Driving Innovation: Evolving the Role of Software in the RISC-V Ecosystem Beyond... | Philipp Tomsich | 21m |
RISC-V software shifts from enablement to driving ISA evolution with concrete results: unified discovery draft and indirect function support in glibc/ld so… | ||
| Maturing the RISC-V Ecosystem: From Technology to Product | Philipp Tomsich, Mark I. Himelstein | 23m |
RISC‑V already has a usable software stack: Spike, QEMU, the SAIL golden model and OpenSBI + UEFI are available, and SiFive donates Sparta for performance… | ||
| Open Source IC Design and Hardware Reverse Engineering Or: How I Learned to Stop... | Johanna Baehr | 21m |
Open source RISC‑V designs make full reverse engineering trivial enough to turn a months‑long attack into days: a test chip contains four hardware trojans (NTT… | ||
| Global Importance, Adoption, and Opportunity for Europe in RISC-V | Calista Redmond | 27m |
RISC-V claims tangible traction: adoption spans embedded to HPC, with forecasts like nearly a third of IoT and >10% automotive and an industry estimate revised… | ||
| RISC-V Goes BIG | Florian Wohlrab | 20m |
Andes reports shipping about 3 billion cores last year and holding roughly 250 commercial licenses while offering cores from tiny MCUs up to an eight‑stage… | ||
| RISC-V: Securing the Future of Open Source Computing | Andrew Dellow | 13m |
RISC-V security organizes into a published security model that defines threat boundaries and minimum profiles, a running security incident response team, and… | ||
| Introduction to RISC-V Functional Safety Special Interest Group | Jérôme Quévremont | 16m |
SIG‑Safety maps concrete gaps in RISC‑V for certified systems, publishes a public blueprint of the safety processor and is drafting a white paper that lists… | ||
| RISC-V IOMMU Architecture Overview | Perrine Peresse | 19m |
Describes a RISC‑V IOMMU baseline that implements single- and two-stage translation matching SATP/VSATP formats, enforces permission checks, and supports PCIe… | ||
| A CPU is Only as Good as its Ecosystem: Turning RISC-V CPUs into Systems with FuseSoC- | Olof Kindgren | 13m |
FuseSoC is a package manager for IP cores that turns RISC-V CPU RTL and third‑party cores into buildable systems, resolving version constraints and complex… | ||
| Intel Investment to Help Deliver a Thriving RISC-V Ecosystem | Gary Martz | 17m |
Intel Foundry Services commits to grow RISC-V with a $1 billion innovation fund and equity and strategic investments across IP, EDA, packaging and chiplets… | ||
| Building an Open HPC Ecosystem | John Davis | 20m |
SIG HPC builds a practical RISC-V path to HPC: a public Jenkins test harness at risk5test.org public Jenkins harness compiles software with GCC and LLVM to… | ||
| RISC-V Compatible Processor IP by Syntacore | John Hartley | 12m |
Syntacore sells silicon‑proven RISC‑V CPU IP with shipped parts across six foundries (5–230 nm), including a 56‑core heterogeneous SoC on 7 nm and a… | ||
| Unlocking Open Source RISC-V SoC Verification | Michael Gielda | 23m |
CHIPS Alliance integrates Verilator changes so Verilator 5.x can run event‑driven SystemVerilog testbenches by adding dynamic scheduling (first done as a… | ||
| Closing Remarks | Calista Redmond, Christian Fabre | 04m |
Event thanks sponsors including SiFive, Huawei, E4 Computers, Cypher and the RISC‑V teams, notes the next RISC‑V Week will be in either Zurich or Barcelona… | ||
| nothing matches | ||