Secure Cache Designs: State of the Art and ...

on YouTube ↗39m

" summary

Overview of concrete results and prototypes assessing secure cache designs with numbers and attacks. Shows that Prime‑prune‑probe reduces profiling time by about three orders of magnitude on small victims and that prior claims for Caesar rekeying (68 years) collapse to attackable windows; some Caesar variants lose up to 20 orders. Presents a new prototype scatter and split securely with configurable coverage like 63% or 39% that forces profiling to fail after roughly six victim observations by making many victim ways unreachable.

AI-written summary · about

" chapters (15)

1. 0:00Secure cache designs intro
2. 1:03CPU caches as side channels
3. 3:08How modern caches work
4. 5:13Prime and probe attack
5. 7:21Cross-core attacks via LLC
6. 8:25Partition-based secure caches
7. 13:42Intel Cache Allocation Technology (CAT)
8. 16:33Randomized cache designs
9. 17:41Scatter cache and Caesar design
10. 22:37Security flaws in Caesar
11. 24:01Phantom and Prime+Probe attack
12. 27:56Mirage cache probabilistic balancing
13. 30:26Collapse Hydra cache with TTL
14. 31:30Scatter and Split Secure design
15. 37:25Future outlook and challenges

" related talks

• 15mSystematic Evaluation of Randomized Cache Designs against Cache OccupancyDebdeep Mukhopadhyay, Sayandeep Saha, Anirban Chakraborty, Nimish Mishra, Sarani Bhattacharya · USENIX Security '25
• 28mStrong and Efficient Cache Side-Channel Protection...Felix Schuster, Daniel Gruss, Manuel Costa, Julian Lettner, Olya Ohrimenko, Istvan Haller · 26th USENIX Security Symposium (USENIX Security '17)
• 37mFrontiers in CryptographyTony Arcieri · Strange Loop 2016
• 28mPrime+Abort: A Timer-Free High-Precision L3 Cache Attack using Intel TSXCraig Disselkoen, Dean Tullsen, David Kohlbrenner, Leo Porter · 26th USENIX Security Symposium (USENIX Security '17)
• 35mPage Cache Attacks: Microarchitectural Attacks on Flawless HardwareDaniel Gruss, Michael Schwarz, Erik Kraft, Trishita Tiwari · Black Hat Asia 2020
• 13mExposing Cache Timing Side-Channel Leaks through Out-of-Order Symbolic ExecutionPeng Li, Yueqi Chen, Zhiqiang Zuo, Shengjian Guo, Jiyong Yu, Meng Wu, Yueqiang Cheng, Huibo Wang, Huibo Wang · OOPSLA 2020
• 15mI Know What You Said: Unveiling Hardware Cache Side-Channels in Local LargeZibo Gao, Junjie Hu, Feng Guo, Yixin Zhang, Yinglong Han, Siyuan Liu, Haiyang Li, Zhiqiang Lv · USENIX Security '25
• 42mBreak Crypto like a Pro!Alexei Kojenov · BSidesSF 2020