Building an Open HPC Ecosystem
summary
SIG HPC builds a practical RISC-V path to HPC: a public Jenkins test harness at risk5test.org public Jenkins harness compiles software with GCC and LLVM to show what breaks, and EasyBuild already fixes builds on an Unmatched cluster. A Mellanox ConnectX3 InfiniBand runs with driver tweaks but lacks native RDMA support on current RISC-V kernels. New specs include SV57k virtual memory spec (with SV64 planned) and a Europe lab called SuperV lab at BSC with unmatched clusters, FPGAs and emulators for vector and co‑design experiments.
AI-written summary · about
chapters (14)
- 0:00Introduction to open HPC
- 1:46Vision for open hardware-software stack
- 3:07Pragmatic approach to HPC ecosystem
- 4:09SIG HPC goals and roadmap
- 7:18HPC software test bed announcement
- 10:05Testing InfiniBand with RISC-V
- 12:10ISC 22 BoF session details
- 12:53Supercomputing 2022 plans
- 13:34SuperV RISC-V lab at BSC
- 15:19Hardware options for HPC
- 16:23European RISC-V ecosystem progress
- 17:05Timeline of RISC-V adoption in EU
- 18:51Why HPC is perfect for RISC-V
- 19:35How to get involved
